Introduction
Recently there have been very interesting attempts to mimic the memory operation of the biological system with microelectronics technology in pursuit of alternative architectures for ultralow power solid-state system [1] [2] [3] . However, most of these electronic synaptic systems ended up in showing either short-term plasticity (STP) or long-term potentiation (LTP), while biological systems use both mechanisms to make the memorization process more efficient as shown in Fig. 1 [4, 5] . Here we propose a novel Si-based device structure, so called Si-based Floating-body Synaptic Transistor (SFST), to emulate both STP and LTP characteristics with a single device. Floating-body effect and hot hole injection are used to store synaptic weight as short-term and long-term memories respectively. The learning mechanism of the device is demonstrated with a commercial ATLAS TM TCAD device simulator.
Results and Discussion

Device Configuration
The structure of SFST is described in Fig. 2 and Table I . It is based on the capacitor-less DRAM except the backside part. By locating the floating gate at backside, we intend SFST to have LTP characteristics. The transition from STP to LTP occurs automatically. In addition, it is meaningful that SFST can be fabricated using existing Si-technology because it is composed of only silicon and silicon oxide.
Learning Mechanism
First of all, the transient characteristic is investigated with constant input signals (V g = V d = 1 V, V s = 0 V, V cg = -6 V) assuming the interval of input pulses (T i ) as 0 s. When right after input signals are applied, the excess holes are generated by impact ionization near the surface because the negative V cg makes potential barrier between source and body (Fig. 3) . These excess holes are pulled to bottom of silicon and the accumulation of holes results in short-term reinforcement of synaptic weight, which is STP. This behavior is similar to the capacitor-less DRAM.
Moreover, impact ionization much occurs because the excess holes lower potential barrier by the negative V cg . This results in positive feedback increasing the excess hole generation rate because more electrons come over potential barrier (Fig. 4) . Fig. 5 shows that body hole concentration, which is the integration of hole concentration over cross section of silicon body, increases exponentially over time before the triggering point. Through positive feedback loop described above, the source-body junction at bottom of silicon becomes forward biased at a certain point and then a lot of electrons go over body from source (Fig. 6 ). This is similar to triggering operation of the thyristor. As a result, impact ionization and body hole concentration increase dramatically (Fig. 5) and hot hole injection into floating gate occurs (Fig. 7) to result in LTP. Note that the transition from short-term memory to long-term memory is achieved without any change of bias condition. For STP, the temporary enhanced synaptic weight is decreased to initial low level current due to the recombination of the excess holes, which is the forgetting process. On the other hand, in case of LTP, the synaptic weight remains at a high current level constantly with the nonvolatile memory property. Fig. 9 shows that most of electrons flow through the bottom of silicon at LTP due to positive charges in the floating gate.
Response to Input Pulse Train
Response of SFST with T i is also investigated. Input pulses with a width of 0.1 μs are applied 10 times at intervals of 10 μs and 100 μs. With a lower repetition rate (T i = 100 μs), body hole concentration decreases during intervals between pulse (Fig. 10) . The amount of recombination of the excess hole increases as body hole concentration increases. Therefore, there is no triggering operation in spite of 1 μs total input time. With a faster repetition rate (T i = 10μs), however, Q FG starts increasing from the seventh input, which means that the switch from STP to LTP is made by hot hole injection (Fig. 11) . These are obvious evidences of time-dependent synaptic behavior.
Conclusions
A novel Si-based Floating-body Synaptic Transistor (SFST) was proposed. The synaptic learning mechanism of SFST was explained. The triggering action from STP to LTP could be obtained by positive feedback between the excess holes and impact ionization without any application of bias voltage. Frequency response of SFST was also demonstrated. The synaptic weight of SFST was dependent on the input pulse interval in spite of same total input time. 
